# **Reliability of gate oxides in 3D-architectures (FinFETs, Nanowires)**

X. Garros<sup>1</sup>, A. Laurent<sup>1</sup>, S. Barraud<sup>1</sup>, M. Casse<sup>1</sup>, F. Gaillard

<sup>1</sup>CEA-LETI, Grenoble Alpes University, Grenoble, France <u>xavier.garros@cea.fr</u>

### Abstract

The impact of 3D architectures and boosters on the reliability is deeply investigated in this paper. BTI geometry is first studied and is shown to be dependent of the quality of the sidewalls interface. Moreover it is found that " $\Omega$ fet" also offers a better overall BTI reliability than IIfet. Finally strained SOI & SiGeOI devices are highly suitable since they allow boosting the transistor performance without any reliability penalty.

## 1. Introduction

3D technologies are a major breakthrough in semiconductor industry [1,2]. If it is obvious that 3D transistors offer enhanced performance, it is unclear whether the 3D architecture (square or circle shape, aspect ratio,...) is the best suitable to maintain a high level of reliability. In this paper, we investigate how device architecture and mobility boosters impact both the performance & reliability of 3D devices. Firstly Bias Temperature Instability (BTI) and Hot Carrier (HC) reliability are deeply investigated in N&PMOS with several shapes and geometries. Then the impact of mobility boosters as Strained Si & SiGe is addressed.

### 2. Experimental

HK/MG silicon Nanowires (NW) are fabricated on FDSOI substrates using the process described in [3]. The dielectric stack consists of a thin SiO<sub>2</sub>/HfSiON gate oxide and of a TiN metal gate. The buried oxide is 145nm thick. This standard process flow leads to a square shaped NW transistor called here "Iffet" (Fig.1a). The top surface width and the height of the NW are denoted  $W_{top}$  and  $t_{Si}$ respectively. For the standard  $\Pi$ fet, t<sub>si</sub> is ~12nm and the crystalline orientations of the sidewalls SW and the top surface TS are <110> & <100> respectively. The effective width  $W_{eff}$  is defined here as its perimeter ~2t<sub>Si</sub>+W<sub>top</sub>. By increasing  $t_{Si}$ , it is possible to switch from a "Ifet" device with t<sub>Si</sub>/W<sub>top</sub>~1 to a "Finfet" structure (Fig.1b) with much higher aspect ratio >2. On the other hand increasing  $W_{top}$ up to >100nm turns the NW Πfet into a planar FDSOI device (Fig.1c). Tested structures are either single or multiple parallel transistors. BTI&HCI measures are performed at T=125°C on 10dies per condition.

#### 3. Results and Discussion

The impact of scaling on BTI is first analyzed (Fig.2). PBTI is almost independent of device width  $W_{top}$  and  $t_{Si}$ . Unlike PBTI, NBTI strongly increases with  $W_{top}$  scaling (Fig.3). The NBTI enhancement is spectacular since it is more than 100% between large and narrow devices (Fig.4) and is observed on both II fet and Finfet. Several reasons were proposed to explain this effect also reported in Finfet technology [4-10]. The first one is as a possible increase of the oxide field in the device corners [6-8]. TCAD simulations of Fig.5 show that no enhanced field is noticeable in the corners of both planar and NW devices. This rules out this hypothesis to explain the NBTI geometry dependence. Fig.6 rather suggests that the NBTI enhancement is actually due to a poorer quality of the SW compared to the TS [9]. Indeed the "surface roughness limited" mobility measured at low temperature is clearly degraded in narrow transistors w.r.t. wide devices [10]. This poorer quality is not related to SW orientations but rather results from a higher surface roughness of the SW induced by the device processing (oxide deposition, etching). This last point is further confirmed by means of electrostatic simulations of NBTI trapping in 3D structures illustrated in Fig.7&8. By analyzing how a single punctual charge q impacts the V<sub>T</sub> of 3D devices, we notice a strong difference between NW IIfet, Finfet and planar device that leads to various contributions of SW & TS on individual  $\Delta V_T$ . Fig.9 confirms that a higher SW density (x2.5) compared to TS is a reasonable explanation for enhanced NBTI in narrower devices. Fig.10 summarizes our findings about BTI. Then we analyze how the shape of the transistor affects its reliability. H<sub>2</sub> annealing is performed to turn a If et device into a  $\Omega$  fet with almost circular section (Fig.11). Short channel performance are identical (Fig.12). Regarding reliability, NBTI is slightly improved in  $\Omega$ fet whereas PBTI is degraded (Fig.13). However, as NBTI degradation is much higher than PBTI at same overdrive, Ωfet transistors exhibit an overall better BTI reliability. Finally the impact of mobility boosters on performance and reliability is investigated. To do that, we fabricate NMOS strained SOI (sSOI) and PMOS SiGeOI nanowires (Fig.14). As expected, performance is boosted in sSOI or SiGeOI (Fig.15). BTI reliability is also clearly better for both sSOI and SiGeOI devices at same overdrive (Fig.16). For NMOS, this may result from the reduction of leakage current by strain [11] and a favorable alignment of the SiGe Fermi level w.r.t. the oxide defect energy levels [12]. For HC reliability, sSOI and SiGeOI offer a much better performance/reliability compromise visible in Fig.17.

#### 4. Conclusion

We deeply investigate the impact of several 3D architectures (IIfet, Finfet,  $\Omega$ fet) as well as mobility boosters on transistor performance & reliability. (1) PBTI is independent of the geometry whereas NBTI is strongly enhanced in narrow devices (2)  $\Omega$ fet is also beneficial w.r.t. Iffet due to BTI reduction (3) Mobility boosters like sSOI & SiGe are highly suitable since their integration does not induce reliability penalty.

